EE 330 Lecture 44

Digital Circuits

- Dynamic Logic Circuits
- Higher-level digital blocks

Fall 2023 Exam Schedule

Exam 1 Friday Sept 22

Exam 2 Friday Oct 20

Exam 3 Friday Nov. 17

Final Monday Dec 11 12:00 – 2:00 p.m.

Final Exam Attachments

		<i>₩</i>	1 2 E			
MOSIS WAFER A	ACCEPTANCE TESTS	wrs Mos			8	
RUN: T68B (MM_NON-EPI) TSMC TECHNOLOGY: SCN018	VENDOR: FEATURE SIZE: 0.18 microns	CEWRE/CSWRS		R _E	+ βRE	ر د د
COMMENTS: DSCN6M018_TSMC		WRE	, S	Ľ.	+ RE	
TRANSISTOR PARAMETERS W/L N-C	HANNEL P-CHANNEL UNITS	ce BJT		[> ⁺ 0	
MINIMUM 0.27/0.18 Vth	0.50 -0.51 volts	<u> </u>	£ E)g	
SHORT 20.0/0.18 Idss Vth Vpt	547 -250 uA/um 0.51 -0.51 volts 4.8 -5.6 volts	NOS		2boR _C VEB	VEB 2lbQ	
WIDE 20.0/0.18 Ids0	14.4 -4.7 pA/um	<mark>је</mark> св/се	Post Pin C	2	g-1	$R_{\rm C}$
LARGE 50/50 Vth Vjbkd Ijlk	0.43 -0.42 volts 3.1 -4.3 volts <50.0 <50.0 pA	Basic Amplifier Gain Table cc/cb T BJT BJT		lcaRc Vt	\\ CQ	
K' (Uo*Cox/2) Low-field Mobility	175.4 -35.6 uA/V^2 416.52 84.54 cm^2/V*s		ş [‡]	l m		
PROCESS PARAMETERS N+ P+ POLY Sheet Resistance 6.7 7.8 8.0 Contact Resistance 10.6 11.0 10.0 Gate Oxide Thickness 41	N+BLK PLY+BLK M1 M2 UNITS 59.7 313.6 0.08 0.08 ohms/sc 4.79 ohms angstrom	Amplifier		2lbaRe 2lbaRe + VeB	βR _E ∞	VEB 2lbo
	08 0.08 0.03 930 ohms/sc .05 18.39 20.69 ohms	Basic An	6	9m + 9E	$r_{TT} + \beta$ $\frac{V_{t}}{\cos^{-1} + R_{E}}$	9-1 V _t
CAPACITANCE PARAMETERS N+ P+ POLY M1 M2 M3 Area (substrate) 942 1163 106 34 14 9 Area (N+active) 8484 55 20 13 Area (P+active) 8232	6 5 3 123 125 aF/um^2		£	200) 	
Area (poly) 66 17 10 Area (metal1) 37 14 Area (metal2) 35 Area (metal3) Area (metal4) Area (metal5) Area (r well) 920 Area (d well) Area (d well) 137 Fringe (substrate) 212 235 41 35 29 Fringe (poly) 70 39 29 Fringe (metal1) 52 34	7 5 4 aF/um^2 9 6 5 aF/um^2 14 9 6 aF/um^2 37 14 9 aF/um^2 36 14 aF/um^2 34 984 aF/um^2 aF/um^2 582 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2	WOS MOS		lcaRc 2lbaRo Vt VEB	Г _Т 8 8 1 ca	R _C
Fringe (metal4) Fringe (metal5)	58 35 aF/um 55 aF/um		*			
Overlap (N+active) 895 Overlap (P+active) 737	aF/um aF/um			>	뗥 -	out


Final Exam Attachments

Propagation Delay in Logic Circuits with OD and Asymetry

	•	• OD O—	• M	OD _H
	Equal Rise/Fall	Equal Rise/Fall (with OD)	Minimum Sized	Asymmetric OD (OD _{HL} , OD _{LH})
C _{IN} /C _{REF}				
Inverter	1	OD	1/2	OD _{HL} +3 • OD _{LH}
NOR	3k+1 4	3k+1 • OD	1/2	OD _{HL} +3k • OD _{LH} 4
NAND	3k+1 4 3+k 4	3+k ◆ OD	1/2	k • OD _{HL} +3 • OD _{LH} 4
Overdrive				
Inverter HL	1	OD	1	OD_HL
LH	1	OD	1/3	OD_{LH}
NOR HL	1	OD	1	OD_HL
LH	1	OD	1/(3k)	OD _{LH}
NAND HL	1	OD	1/k	OD_HL
LH	1	OD	1/3	OD _{LH}
t _{PROP} /t _{REF}	$\sum_{k=1}^n \textbf{F}_{l(k+1)}$	$\sum_{k=1}^{n} \frac{F_{l(k+1)}}{OD_k}$	$\frac{1}{2} \sum_{k=1}^{n} F_{i(k+1)} \Biggl(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \Biggr)$	$\frac{1}{2}\sum_{k=1}^{n}F_{l(k+1)}\left(\frac{1}{OD_{HLk}}+\frac{1}{OD_{LHk}}\right)$


Dc and small-signal equivalent elements

	Element	ss equivalent	dc equivalnet
dc Voltage Source	V _{DC} +	Ī	V _{DC} +
ac Voltage Source	V _{AC}	V _{AC}	I
dc Current Source	loc 💠	† •	loc 🔖
ac Current Source	Inc 🛊	ho 🛊	1
Resistor	R ∳	R 🕏	R 💺



Elmore Delay Calculations

Determine propagation delay



$$t_{PROP} = 2\sum_{i=1}^{4} t_i + t_{PROP5}$$


Power Dissipation in Logic Circuits Types of Power Dissipation

- Static
- Pipe
- Dynamic
- Leakage
 - Gate
 - Diffusion
 - Drain

Dynamic Power Dissipation

Energy dissipated with clock signal itself

$$P_{DYN} = f_{CL}C_LV_{DD}^2$$




The clock transitions on every clock cycle (i.e. it has a transition duty cycle of 100%)

Clock distribution can cause significant power dissipation

But if a gate has a transition duty cycle of 50% with a clock frequency of f_{CL}

$$P_{DYN} = \frac{f_{CL}}{2} C_L V_{DD}^2$$

Power Dissipation



- All power is dissipated in pull-up and pull-down devices
- C_L dissipates no power but PUN and PDN dissipate power when charging and discharging C_L
- Dynamic power dissipation reduced by more (often much more) than a factor of 2 if minimum sizing strategy is used
- NAND logic more attractive than NOR logic when multiple inputs required

Leakage Power Dissipation

- Gate


- with very thin gate oxides, some gate leakage current flows
- major concern in 60nm and smaller processes
- actually a type of static power dissipation

-Diffusion

- Leakage across a reverse-biased pn junction
- Dependent upon total diffusion area
- May actually be dominant power loss on longerchannel devices
- Actually a type of static power dissipation


-Drain

- channel current due to small V_{GS}-V_T
- of significant concern only with low V_{DD} processes
- actually a type of static power dissipation



Review from Last Time

Example: Determine the dynamic power dissipation in the last stage of a 6-stage CMOS pad driver if used to drive a 10pF capacitive load if the system clock is 500MHz and the output changes with 50% of the clock transitions. Assume pad driver with OD of θ =2.5 and V_{DD} =3.5V




Solution: (assume output changes with 50% of clock transitions)

$$P_{DYN} = \frac{f_{CL}}{2} C_L V_{DD}^2 = \frac{5E8}{2} \cdot 10 pF \cdot 3.5^2 = 30.5 mW$$

Note this solution is independent of the OD and the process

Review from Last Time

Example: Determine the power that would be required in the last stage of a CMOS pad driver to drive a 32-bit data bus off-chip if the capacitive load on each line is 10pF. Assume the clock speed is 500MHz and that each bit has an average 50% toggle rate. Assume a pad driver with OD of θ =2.5 and V_{DD} =3.5V



In 0.5u proc t_{REF} =20ps, C_{REF} =4fF, R_{PDREF} =2.5K

Solution:

$$P_{DYN} = 32 \cdot \frac{f_{CL}}{2} C_L V_{DD}^2 = 32 \cdot \frac{5E8}{2} \cdot 10 pF \cdot 3.5^2 = 980 mW$$

Note: A very large amount of power is required to take a large bus off-chip if bus has a high rate of activity.

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
 - Array Logic
 - Ring Oscillators

done


partial


Logic Styles


- Static CMOS
- Complex Logic Gates
- Pass Transistor Logic (PTL)
- Pseudo NMOS
- Dynamic Logic
 - Domino
 - Zipper


Static CMOS

Example: F=A⊕B









18 transistors, 4 levels of logic


16 transistors, 3 levels of logic

Number of devices is unacceptably large in some applications

Dynamic Power Dissipation can be large, in particular for multiple-input NOR gates because of their large Fan In

Static CMOS Logic Gates

Any multiple-input NAND or NOR gate can be represented as:




- Implement B in PUN with complimented input variables
- Zero static power dissipation
- $V_H = V_{DD}$, $V_I = 0V$ (or V_{SS})
- Complimented input variables often required

Have implemented the logical function twice (once in PU, again in PD) and this is a major contributor to increased area and dynamic power dissipation

Logic Styles

- Static CMOS
- Complex Logic Gates
 - Pass Transistor Logic (PTL)
 - Pseudo NMOS
 - Dynamic Logic
 - Domino
 - Zipper

Complex Logic Gates



- Implement B in PDN
- Implement B in PUN with complimented input variables
- Zero static power dissipation
- $V_H = V_{DD}$, $V_L = 0V$ (or V_{SS})
- Complimented input variables often required


Can reduce the number of levels of logic and the total device count for some functions

Have implemented the logical function twice (once in PU, again in PD) and this is a major contributor to increased area and dynamic power dissipation


Logic Styles

- Static CMOS
- Complex Logic Gates
- Pass Transistor Logic (PTL)
 - Pseudo NMOS
 - Dynamic Logic
 - Domino
 - Zipper

Pass Transistor Logic




Requires only 3 components





Pass Transistor Logic



Observations about PTL



- Low device count implementation of non inverting function (can be dramatic)
- Logic Swing not rail to rail
- Static power dissipation not 0 when F high
- R_{LG} may be unacceptably large
- Slow t_{LH}
- Signal degradation <u>can</u> occur when multiple levels of logic are used



- Widely used in some applications
- Implements basic logic function only once!
- Fan In can be very small so low dynamic power dissipation!




Is there a way to take advantage of the dynamic power dissipation advantages and small fan-in without the dramatic energy penalty of a large static power dissipation?

Logic Styles


- Static CMOS
- Complex Logic Gates
- Pass Transistor Logic (PTL)
- Pseudo NMOS
 - Dynamic Logic
 - Domino
 - Zipper

Pseudo NMOS Logic



- May be viewed as a special case of PTL
- Ratioed Logic
- Static power dissipation not 0 (in PD state)
- Often used for really large number of inputs e.g. NOR
- Only one additional transistor for each additional Boolean input
- Would be particularly useful for identifying one (or more) of many events that occur very infrequently

Pseudo NMOS Logic



n could be several hundred or even several thousand

Static power dissipation independent of the number of inputs

May justify paying the static power dissipation penalty if a large number of inputs are needed, particularly if the conditions to trigger the HL transition occur very rarely

Logic Styles


- Static CMOS
- Complex Logic Gates
- Pass Transistor Logic (PTL)
- Pseudo NMOS
- Dynamic Logic
 - Domino
 - Zipper



PTL reduced complexity of either PUN or PDN to single "resistor"

• PTL relaxed requirement of all n-channel or all p-channel devices in

PUN/PDN



What is the biggest contributor to area?


PUN (3X active area for inverter, more for NOR gates, and Well)

What is biggest contributor to dynamic power dissipation?

PUN and is responsible for approximately 75% of the dynamic power dissipation in equal rise/fall inverter, and much more in NOR gates!

52






Can the PUN be eliminated W/O compromising signal levels and power dissipation?

Benefits could be most significant!




Consider:



Precharges C_F to "1" when ϕ is low F either stays high if output is to be high or changes to low on evaluation C_F is usually the parasitic capacitances on the node (drain diffusion and gates)




Consider:



- Termed Dynamic Logic Gates
- Parasitic capacitors actually replace C_F
- If Logic Block is n-channel, will have rail to rail swings
- Logic Block is simply a PDN that implements F




Basic Dynamic Logic Gate



Any of the PDNs used in complex logic gates would work here!

- Have eliminate the PUN!
- Ideally will have a factor of 4 or more reduction in C_{IN}
- Ideally will have a factor of 4 or more reduction in dynamic power dissipation relative to that of equal rise/fall!
- Ideally will have a factor of 2 reduction in dynamic power dissipation relative to that of minimum size!

Basic Dynamic Logic Gate



Advantages:


- Lower dynamic power dissipation (Ideally 4X)
- Improved speed (ideally 4X)

Limitations:

- Output only valid during evaluate state
- Need to route a clock

 (and this dissipates some power)
- Premature Discharge!
- More complicated
- Charge storage on internal nodes of PDN
- No Static hold if output H
- Dynamic power dissipation in pre-charge circuit






Premature Discharge Problem

B will be pulled high during the pre-charge state and try to discharge C_F thus pulling F low

If input A is high, then if F goes low at the start of the evaluate cycle, there is no way to recover a high output later in the evaluate phase - i.e. there may be a boolean error!.

Can not reliably cascade dynamic logic gates!



Premature Discharge Problem


This problem occurs when any inputs to an arbitrary dynamic logic gate create an R_{PD} path in the PDN during at the start of the evaluate phase that is not to pull down later in that evaluate phase

How can this problem be fixed?

Precharging to the low level all inputs to a PDN that may change to the high state later in the evaluate cycle (called domino)

Alternating gates with n-channel and p-channel pull networks (Zipper Logic)





Adding an inverter at the output will cause F to precharge low so it can serve as input to subsequent gate w/o causing premature discharge


Implement F instead of \overline{F} in the PDN


Termed Domino Logic

Some additional dynamic power dissipation in the inverter

Some additional delay during the evaluate state in inverter


Domino Logic






- p-channel logic gate will pre-charge low
- Phasing of PUN and PDN networks is reversed
- Some performance loss with p-channel logic devices
- Direct coupling between alternate type dynamic gates is possible without causing a premature discharge problem







Direct coupling between alternate type dynamic gates

Zipper Logic




Zipper Logic






Zipper Logic




Unacceptable Implementation in Zipper

- Premature discharge at output of 2-input NAND


Static Hold Option






If not clocked, charge on upper node of PDN will drain off causing H output to degrade

Static Hold Option




- weak p will hold charge
- size may be big (long L)
- some static power dissipation
- can use small current source
- sometimes termed "keeper"




- weak p will hold charge
- size may be big (long L)
- can eliminate static power with domino
- sometimes termed "keeper"


Charge stored on internal nodes of PDN



If voltage on C_{P1} and C_{P2} was 0V on last evaluation, these may drain charge (charge redistribution) on C_P if output is to evaluate high (e.g. On last evaluation $A_1=A_2=A_3=H$, on next evaluation $A_3=L$, $A_1=A_2=H$.)

Charge stored on internal nodes of PDN





Can precahrge internal nodes to eliminate undesired charge redistribution

Dynamic Logic

Many variants of dynamic logic are around

- Domino
- Zipper
- Ratio-less 2-phase
- Ratio-less 4-phase
- Output Prediction


Logic

Fully differential

Benefits disappear, however, when interconnect (and diffusion) capacitances dominate gate capacitances



Future of Dynamic Logic



Dynamic logic will likely disappear in deep sub-micron processes because interconnect parasitics will dominate gate parasitics

Other types of Logic (list is not complete and some have many sub-types)


From Wikipedia:	Н
	HMOS
В	<u>HVDS</u>
BiCMOS	High-voltage differential signaling
C	I
<u>CMOS</u>	Integrated injection logic
Cascode Voltage Switch Logic	L
Clocked logic	LVDS
Complementary Pass-transistor Logic	Low-voltage differential signaling
Current mode logic	Low-voltage positive emitter-coupled
Current steering logic	logic
D	M
<u>Differential TTL</u>	Multi-threshold CMOS
<u>Diode logic</u>	N
<u>Diode-transistor logic</u>	NMOS logic
Domino logic	P
Dynamic logic (digital logic)	PMOS logic
E	Philips NORbits
Emitter-coupled logic	Positive emitter-coupled logic
F	R
Four-phase logic	Resistor-transistor logic
G	S
Gunning Transceiver Logic	Static logic (digital logic)
	T 78


Transistor-transistor logic

Digital Building Blocks

- Shift Registers
- Sequential Logic
- Shift Registers (stack)
- Array Logic
- Memory Arrays

Ring Oscillators





- Odd number of stages will oscillate (even will not oscillate)
- Waveform nearly a square wave if n (number of stages) is large
- Output will slightly imbalance ring and device sizes can be compensated if desired
- Usually use a prime number (e.g. 31)
- Number of stages usually less than 50 (follow by dividers)
- Frequency highly sensitive to process variations and temperature

$$f_{OSC} \cong \frac{1}{nt_{PROP}}$$


- n is the number of stages
- t_{PROP} is the propagation delay of a single stage (all assumed identical)

Sequential Logic Circuits


- Flip Flops needed for sequential logic circuit
- Only one type of flip flop is required
- Invariably require clocked edge-triggered master-slave flop flops
- Flip flop circuits can be very simple
- Flip flops are part of Standard Cell Libraries

Flip Flops

Master-Slave Edge-triggered D Flip Flop





Timing Diagram



- 12 transistors (but will work with 10)
- Many other simple D Flip-flops exist as well


Shift Registers





Edge-triggered Master-Slave D Flip Flop

Basic Edge-Triggered Shift Register





- Can be easily modified for parallel load
- Can be easily modified for parallel-serial and serialparallel conversion

Shift Registers



Dynamic Shift Register





n-bit Parallel-Load, Parallel-Read Bidirectional Dynamic Shift Register

- Useful for Parallel to Serial and Serial to Parallel Conversion
- Can be put in static hold state if T_L and T_R replaced with H2TL and 112 H2TL


- Array logic is often used for sections of logic that may change later in the design or that will be changed for different variants of a product
- FPGA are a special case of array logic
- Can personalize array logic with only one layer of metal
 - Very quick turn-around and low incremental costs (as few as one additional mask)

Will consider only two types

- Gate Array
- Sea of Gates


Variants of the following approach are possible depending upon process but this will convey the basic concepts

Gate Array




- Can add M1 (blue), M2 (purple), contact (M1 to Poly), via (M1 to M2)
 (3 simple masks)
- Upper and lower metal shown actually lie above poly and are automatically present
- Assume upper M1 is V_{DD} and lower M1 is V_{SS}
- Array can be very large
- Routing channels between segments of array

Sea of Gates




- Can add M1 (blue), M2 (purple), contact (M1 to Poly), via (M1 to M2)
 (3 simple masks)
- Upper and lower metal shown actually lie above poly and are automatically present
- Assume upper M1 is V_{DD} and lower M1 is V_{SS}
- Array can be very large
- Routing channels between segments of array

Gate Array




Example:




- ☑ Via (M1 to M2)
- Contact (M1 to diff,Poly)


Gate Array




Example:




- ☑ Via (M1 to M2)
- Contact (M1 to diff,Poly)





Sea of Gates






- ☑ Via (M1 to M2)
- Contact (M1 to diff,Poly)






- ☑ Via (M1 to M2)
- Contact (M1 to diff,Poly)


Sea of Gates




Example:




- **☒** Via (M1 to M2)
 - Contact (M1 to diff,Pgly)



Typical Memory Structure




Row Decoder Architectures



Typically n/2 inputs where n is the address length


Row Decoder Architectures








Row Decoder Architectures


Pull-up resistor implemented with either weak p or with dynamic precharge by taking clock ϕ low to precharge to high (thus dynamic NOR gate)












Static RAM (SRAM)


- Uses PTL and cross-coupled inverters
- Sizing of "switches" must be strong enough to write to cell
- No static power dissipation in this PTL implementation



Static ROM (Mask programmable ROM)


- Site reserved for possible transistor
- Actually programmed with contact to gate and diffusion
- Can personalize with one or two masks
- Single transistor per bit
- Uses only one column line

EPROM or EEPROM



Floating Gate Transistor

- Very thin floating gate
- Charge tunnels onto gate during programming to change V_T a lot
- Conceptual diagram only
- Somewhat specialized processing for reliable floating gate devices




EPROM or EEPROM

- Floating Gate Transistor
- Programmed by Changing the Threshold Voltage
- Nonvolatile Memory
- Can be electrically programmed with EEPROM
- Limited number of read/write cycles (but enough for most

applications)

Uses only one column line



- Charge stored in small parasitic capacitor
- Very small cells
- Volatile and dynamic
- Special processes to make C_P large in very small area
- C_P is actually a part of the transistor
- Somewhat tedious architecture (details not shown) needed to sense very small charge



Stay Safe and Stay Healthy!

End of Lecture 44